




# Automatic Inference of Hardware-Software Contracts for Open-Source Processors


**Gideon Mohr** Saarland University

# Hardware-Software Contracts












Microarchitecture















 $ADV(P1) \neq ADV(P2) \Rightarrow CTR(P1) \neq CTR(P2)$ 



 $ADV(P1) \neq ADV(P2) \Rightarrow CTR(P1) \neq CTR(P2)$ MARCH  $\models_{ADV} CTR$ 

# **Contract Generation**

Given an instruction set architecture ISA, a microarchitecture MARCH that implements ISA, and an adversary model ADV suitable for MARCH, find a hardware-software contract CTR that satisfies the following:

Given an instruction set architecture ISA, a microarchitecture MARCH that implements ISA, and an adversary model ADV suitable for MARCH, find a hardware-software contract CTR that satisfies the following:

1. Contract satisfaction:

 $\mathsf{MARCH} \vDash_{\mathsf{ADV}} \mathsf{CTR}$ 

Given an instruction set architecture ISA, a microarchitecture MARCH that implements ISA, and an adversary model ADV suitable for MARCH, find a hardware-software contract CTR that satisfies the following:

1. Contract satisfaction:

 $\mathsf{MARCH} \vDash_{\mathsf{ADV}} \mathsf{CTR}$ 

**2.** Least contract:

 $\forall$ CTR'. MARCH  $\vDash_{ADV}$  CTR'  $\Rightarrow$  CTR  $\leq$  CTR'

Given an instruction set architecture ISA, a microarchitecture MARCH that implements ISA, an adversary model ADV suitable for MARCH, and a function  $p : C \rightarrow \mathbb{N}$ , find a hardware-software contract CTR that satisfies the following:

1. Contract satisfaction:

 $\mathsf{MARCH} \vDash_{\mathsf{ADV}} \mathsf{CTR}$ 

2. Most precise contract:

 $\forall$ CTR'. MARCH  $\models_{ADV}$  CTR'  $\Rightarrow p(CTR) \leq p(CTR')$ 



• Select least contract if a least contract exists

- Select least contract if a least contract exists
- Select a minimal contract

- Select least contract if a least contract exists
- Select a minimal contract
- Additional parameter: Precision of the contract

- Select least contract if a least contract exists
- Select a minimal contract
- Additional parameter: Precision of the contract

$$Precision = \frac{True \ Positive}{Predicted \ Positive} \cong \frac{Adversary \ Distinguishable}{Contract \ Distinguishable}$$

Given an instruction set architecture ISA, a microarchitecture MARCH that implements ISA, an adversary model ADV suitable for MARCH, and a function  $p : C \rightarrow \mathbb{N}$  find a hardware-software contract CTR that satisfies the following:

1. Contract satisfaction:

 $\mathsf{MARCH} \vDash_\mathsf{ADV} \mathsf{CTR}$ 

2. Most precise contract:

 $\forall \text{CTR}'. \text{ MARCH} \vDash_{\text{ADV}} \text{CTR}'$  $\Rightarrow p(\text{CTR}) \leq p(\text{CTR}')$ 

Given an instruction set architecture ISA, a microarchitecture MARCH that implements ISA, an adversary model ADV suitable for MARCH, a space of possible contracts *C*, and a function  $p : C \rightarrow \mathbb{N}$  find a hardware-software contract CTR  $\in C$  that satisfies the following:

1. Contract satisfaction:

#### $\mathsf{MARCH} \vDash_\mathsf{ADV} \mathsf{CTR}$

2. Most precise contract:

 $\forall CTR' \in \mathbb{C}. \text{ MARCH} \vDash_{ADV} CTR'$  $\Rightarrow p(CTR) \leq p(CTR')$ 

• Instruction-Level Contract

• Instruction-Level Contract

 $\rightarrow$  Leakage associated to the executed instruction

- Instruction-Level Contract
  - $\rightarrow$  Leakage associated to the executed instruction
- Various elements of the architectural state could leak: immediate, registers, memory

- Instruction-Level Contract
  - $\rightarrow$  Leakage associated to the executed instruction
- Various elements of the architectural state could leak: immediate, registers, memory
- Observation: Instructions of the same type usually behave similarly

- Instruction-Level Contract
  - $\rightarrow$  Leakage associated to the executed instruction
- Various elements of the architectural state could leak: immediate, registers, memory
- Observation: Instructions of the same type usually behave similarly
- Idea: Leak certain architectural values depending on the type of the executed instruction

- Instruction-Level Contract
  - $\rightarrow$  Leakage associated to the executed instruction
- Various elements of the architectural state could leak: immediate, registers, memory
- Observation: Instructions of the same type usually behave similarly
- Idea: Leak certain architectural values depending on the type of the executed instruction
- Example: LW: IMM, REG\_RS1

Given an instruction set architecture ISA, a microarchitecture MARCH that implements ISA, an adversary model ADV suitable for MARCH, a space of possible contracts C, and a function  $p: C \rightarrow \mathbb{N}$ , find a hardware-software contract CTR  $\in C$  that satisfies the following:

1. Contract satisfaction:

#### $\mathsf{MARCH} \vDash_\mathsf{ADV} \mathsf{CTR}$

2. Most precise contract:

 $\forall CTR' \in C. MARCH \vDash_{ADV} CTR'$  $\Rightarrow p(CTR) \leq p(CTR')$ 

Given an instruction set architecture ISA, a microarchitecture MARCH that implements ISA, an adversary model ADV suitable for MARCH, a space of possible contracts *C*, a function  $p : C \rightarrow \mathbb{N}$ , and a set of test cases TC, find a hardware-software contract candidate CTR  $\in C$  that satisfies the following:

1. Contract candidate satisfaction:

MARCH ⊨<sup>TC</sup><sub>ADV</sub> CTR

2. Most precise contract:

 $\forall \mathsf{CTR}' \in \mathsf{C}. \, \mathsf{MARCH} \vDash_{\mathsf{ADV}}^{\mathsf{TC}} \mathsf{CTR}' \\ \Rightarrow p(\mathsf{CTR}) \leq p(\mathsf{CTR}')$ 

# Algorithm

Distinguishable, Indistinguishable ← EmptyList() for all TC in TC[] do

TRACE, ADVDistinguishable ← simulate(MARCH, ADV, TC)

- OBS ← analyze(TRACE)
- if ADVDistinguishable then
  - Distinguishable.append(OBS)
- else
  - Indistinguishable.append(0BS)
- end if
- end for

CTR  $\leftarrow$  compute(Distinguishable, Indistinguishable)

#### Distinguishable, Indistinguishable ← EmptyList() for all TC in TC[] do

TRACE, ADVDistinguishable ← simulate(MARCH, ADV, TC)
OBS ← analyze(TRACE)
if ADVDistinguishable then
 Distinguishable.append(OBS)
else
 Indistinguishable.append(OBS)
end if

#### end for

CTR ← compute(Distinguishable, Indistinguishable)

Distinguishable, Indistinguishable ← EmptyList() for all TC in TC[] do

TRACE, ADVDistinguishable ← simulate(MARCH, ADV, TC)

 $OBS \leftarrow analyze(TRACE)$ 

if ADVDistinguishable then

Distinguishable.append(OBS)

else

Indistinguishable.append(OBS)

end if

end for

CTR ← compute(Distinguishable, Indistinguishable)

Distinguishable, Indistinguishable ← EmptyList() for all TC in TC[] do

TRACE, ADVDistinguishable ← simulate(MARCH, ADV, TC)

#### 0BS ← analyze(TRACE)

if ADVDistinguishable then

Distinguishable.append(OBS)

else

Indistinguishable.append(OBS)

end if


end for

CTR ← compute(Distinguishable, Indistinguishable)

• Extract the sequence of architectural states from the trace

- Extract the sequence of architectural states from the trace
- Compare values according to the contract template

- Extract the sequence of architectural states from the trace
- Compare values according to the contract template



- Extract the sequence of architectural states from the trace
- Compare values according to the contract template

	type	add	
Core 1	RS1	r4	
COLET	RS2	r2	
	REG_RS1	OxAB	
	type	add	
Core 2	RS1	r4	
COLEZ	RS2	r2	
	REG_RS1	OxCD	

- Extract the sequence of architectural states from the trace
- Compare values according to the contract template

	type	add
Core 1	RS1	r4
COLET	RS2	r2
	REG_RS1	OxAB
	type	add
Core 2	RS1	r4
COLEZ	RS2	r2
	REG_RS1	OxCD

Possible Observations:

• ADD: REG\_RS1

- Extract the sequence of architectural states from the trace
- Compare values according to the contract template

	type	add	or
Core 1	RS1	r4	r8
Core i	RS2	r2	r9
	REG_RS1	OxAB	Ox12
	type	add	or
Core 2	RS1	r4	r10
COLE 2	RS2	r2	r9
	REG_RS1	OxCD	0x12

Possible Observations:

• ADD: REG\_RS1

- Extract the sequence of architectural states from the trace
- Compare values according to the contract template

	type	add	or	
Core 1	RS1	r4	r8	
COLE I	RS2	r2	r9	
	REG_RS1	OxAB	0x12	
	type	add	or	
Core 2	RS1	r4	r10	
Corez	RS2	r2	r9	
	REG_RS1	OxCD	0x12	

Possible Observations:

• ADD: REG\_RS1

• OR: RS1

- Extract the sequence of architectural states from the trace
- Compare values according to the contract template

	type	add	or	
Core 1	RS1	r4	r8	
Core i	RS2	r2	r9	
	REG_RS1	OxAB	0x12	
	type	add	or	
Core 2	RS1	r4	r10	
COLE 2	RS2	r2	r9	
	REG_RS1	OxCD	0x12	

Possible Observations:

• ADD: REG\_RS1

• OR: RS1

• ...

if ADVDistinguishable then Distinguishable.append(OBS) else Indistinguishable.append(OBS) end if

CTR  $\leftarrow$  compute(Distinguishable, Indistinguishable)

Distinguishable, Indistinguishable ← EmptyList() for all TC in TC[] do

TRACE, ADVDistinguishable ← simulate(MARCH, ADV, TC)

- OBS ← analyze(TRACE)
- if ADVDistinguishable then
  - Distinguishable.append(OBS)

else

Indistinguishable.append(OBS)

end if

end for

 $CTR \leftarrow compute(Distinguishable, Indistinguishable)$ 

Distinguishable, Indistinguishable ← EmptyList() for all TC in TC[] do

TRACE, ADVDistinguishable ← simulate(MARCH, ADV, TC)
OBS ← analyze(TRACE)
if ADVDistinguishable then

Distinguishable.append(OBS)

else

Indistinguishable.append(OBS)

end if

end for

# **Evaluation**

Ibex

CVA6

#### Ibex

#### CVA6

- RV32IMC ISA, I and M evaluated
- 3 Stages
- Optional caches (disabled for evaluation)

#### Ibex

- RV32IMC ISA, I and M evaluated
- 3 Stages
- Optional caches (disabled for evaluation)

#### CVA6


- RV32IMA ISA, I and M evaluated
- 6 stages
- In-order CPU
- Instruction Cache
- Branch prediction
- Multiple execution units
- Ready for FPGA deployment

#### Sets of Test Cases

	Size	Adversary Distinguishable			
		Ibex CVA6			A6
Training Set	20,000	1421	7.1%	1055	5.2%
<b>Evaluation Set</b>	100,000	7035	7.0%	5573	5.5%

# Sensitivity

	Size	Adversary Distinguishable			
		Ibex		CVA6	
Training Set	20,000	1421	7.1%	1055	5.2%
<b>Evaluation Set</b>	100,000	7035	7.0%	5573	5.5%



### Precision

	Size	Adversary Distinguishable			
	Ibex		Ibex		A6
Training Set	20,000	1421	7.1%	1055	5.2%
<b>Evaluation Set</b>	100,000	7035	7.0%	5573	5.5%



### The Generated Contract

	Size	Adversary Distinguishable			
		Ibex		CVA6	
Training Set	20,000	1421	7.1%	1055	5.2%
<b>Evaluation Set</b>	100,000	7035	7.0%	5573	5.5%

#### Example: Loads on the Ibex core

LW: IMM LW: REG RS1

#### The Generated Contract

	Size	Adversary Distinguishable			
		Ibex		CVA6	
Training Set	20,000	1421	7.1%	1055	5.2%
<b>Evaluation Set</b>	100,000	7035	7.0%	5573	5.5%

#### Example: Loads on the Ibex core

#### **Example:** Branches on the CVA6 core:

LW:	IMM	
LW:	REG	RS

BGE: IMM BGE: REG\_RS1 BGE: REG RS2

#### On an Intel Core i7-8700 CPU @ 3.20GHz with 12 threads and 16 GB of RAM:

	Ibex	CVA6
Compilation Time		
Simulation Time <sup>1</sup>		
Extraction of Possible Observations <sup>1</sup>		
Contract Candidate Computation <sup>2</sup>		
Total Contract Candidate Generation Time <sup>2</sup>		

#### On an Intel Core i7-8700 CPU @ 3.20GHz with 12 threads and 16 GB of RAM:

	Ibex	CVA6
Compilation Time	3.4s	
Simulation Time <sup>1</sup>	83ms	
Extraction of Possible Observations <sup>1</sup>	3ms	
Contract Candidate Computation <sup>2</sup>	3.2s	

Total Contract Candidate Generation Time<sup>2</sup>

#### On an Intel Core i7-8700 CPU @ 3.20GHz with 12 threads and 16 GB of RAM:

	Ibex	CVA6
Compilation Time	3.4s	
Simulation Time <sup>1</sup>	83ms	
Extraction of Possible Observations <sup>1</sup>	3ms	
Contract Candidate Computation <sup>2</sup>	3.2s	
Total Contract Candidate Generation Time <sup>2</sup>	7.5min	

#### On an Intel Core i7-8700 CPU @ 3.20GHz with 12 threads and 16 GB of RAM:

	Ibex	CVA6
Compilation Time	3.4s	20.0s
Simulation Time <sup>1</sup>	83ms	2.8s
Extraction of Possible Observations <sup>1</sup>	3ms	21ms
Contract Candidate Computation <sup>2</sup>	3.2s	1.3s
Total Contract Candidate Generation Time <sup>2</sup>	7.5min	

#### On an Intel Core i7-8700 CPU @ 3.20GHz with 12 threads and 16 GB of RAM:

	Ibex	CVA6
Compilation Time	3.4s	20.0s
Simulation Time <sup>1</sup>	83ms	2.8s
Extraction of Possible Observations <sup>1</sup>	3ms	21ms
Contract Candidate Computation <sup>2</sup>	3.2s	1.3s
Total Contract Candidate Generation Time <sup>2</sup>	7.5min	3.25h



• Contract generation is generally possible



- Contract generation is generally possible
- Few test cases result in a relatively accurate contract, however, the contract slowly keeps getting better



- Contract generation is generally possible
- Few test cases result in a relatively accurate contract, however, the contract slowly keeps getting better
- The current contract template limits the precision



### Future Work



### **Future Work**

- Improved contract templates
  - alignedness of values
  - branch decisions



## **Future Work**

- Improved contract templates
  - alignedness of values
  - branch decisions
- Different test case generation methods
  - loop structures
  - load store sequences



## **Future Work**

- Improved contract templates
  - alignedness of values
  - branch decisions
- Different test case generation methods
  - loop structures
  - load store sequences

# Thank you for your attention!



22/22


# Interesting Numbers

	Size	Adversary Distinguishable			
		Ib	ex	CVA6	
Training Set	20,000	1421	7.1%	1055	5.2%
<b>Evaluation Set</b>	100,000	7035	7.0%	5573	5.5%

	Ibex	CVA6
Sensitivity	99.64%	97.38%
Precision	31.59%	12.00%
Accuracy	84.80%	57.15%
True Positive	7,010	5,427
False Positive	15,178	39,776
True Negative	77,787	51,724
False Negative	25	146

#### False Positives on the CVA6 Core

	Size	Adversary Distinguishable				
		Ib	ex	CVA6		
Training Set	20,000	1421	7.1%	1055	5.2%	
<b>Evaluation Set</b>	100,000	7035	7.0%	5573	5.5%	



Only possible observation: SW: RS2

Each test case has two programs - one for each core.

Each test case has two programs - one for each core.

• Create a random initial architectural state

Each test case has two programs - one for each core.

- Create a random initial architectural state
- Generate a random instruction

Each test case has two programs - one for each core.

- Create a random initial architectural state
- Generate a random instruction
- Derive two similar programs from this instruction

Each test case has two programs - one for each core.

- Create a random initial architectural state
- Generate a random instruction
- Derive two similar programs from this instruction

Example:

Generated instruction:	add rd $\leftarrow$ rs1 + rs2
Observation:	REG_RS1

Each test case has two programs - one for each core.

- Create a random initial architectural state
- Generate a random instruction
- Derive two similar programs from this instruction

Example:

	C	Gene	erate	d i	nstruction:	add	rd ←	– r	s1 +	r	s2
	C	Obse	ervati	on	:	REG_	RS1				
addi ı	rs1	←	r0	+	x	addi	rs1	←	r0	+	у
add i	rd	←	rs1	+	rs2	add	rd	←	rs1	+	rs2

Defining *p*:

Defining *p*:

 $p(CTR) = |\{(\mu, \mu') \in M_{TC} \mid CTR(ARCH(\mu)) \neq CTR(ARCH(\mu'))\}|$ 

Defining *p*:

 $p(CTR) = |\{(\mu, \mu') \in M_{TC} \mid CTR(ARCH(\mu)) \neq CTR(ARCH(\mu'))\}|$ 

Formalizing contract computation:

Defining *p*:

 $p(CTR) = |\{(\mu, \mu') \in M_{TC} | CTR(ARCH(\mu)) \neq CTR(ARCH(\mu'))\}|$ 

Formalizing contract computation:

$$\forall d \in \text{Dist.} (\sum_{o \in \text{obs}(d)} s_o) \geq 1$$

**Contract Satisfaction** 

Defining *p*:

 $p(CTR) = |\{(\mu, \mu') \in M_{TC} \mid CTR(ARCH(\mu)) \neq CTR(ARCH(\mu'))\}|$ 

Formalizing contract computation:

$$\forall d \in \text{Dist.} \left( \sum_{o \in \text{obs}(d)} s_o \right) \ge 1$$
$$\forall i \in \text{Indist.} \quad \bigvee_{o \in \text{obs}(i)} s_o \Rightarrow c_i$$

**Contract Satisfaction** 

**False Positives** 

Defining *p*:

 $p(CTR) = |\{(\mu, \mu') \in M_{TC} \mid CTR(ARCH(\mu)) \neq CTR(ARCH(\mu'))\}|$ 

Formalizing contract computation:

$$\forall d \in \text{Dist.} \left( \sum_{o \in \text{obs}(d)} s_o \right) \ge 1$$
  
$$\forall i \in \text{Indist.} \quad \bigvee_{o_{\in} \text{obs}(i)} s_o \Rightarrow c_i$$
  
$$\min\left( \sum_{i \in \text{Indist.}} c_i \right)$$

**Contract Satisfaction** 

**False Positives** 

Optimize precision

# **Precision & Accuracy**

	Size	Adversary Distinguishable				
		Ib	ex	CVA6		
Training Set	20,000	1421	7.1%	1055	5.2%	
<b>Evaluation Set</b>	100,000	7035	7.0%	5573	5.5%	

